

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	Ī	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/718,674		11/24/2003	Ming-Hsuan Chang	MR3029-82	1648	
4586	7590	11/03/2004		EXAMINER		
	•	EIN & LEE	DICKEY, THOMAS L			
ELLICOTT		NTER DRIVE-SUITI 1D 21043	2 101	ART UNIT	PAPER NUMBER	
	ŕ			2826		
				DATE MAILED: 11/03/2004	DATE MAILED: 11/03/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

' .		Application No.	Applicant(s)				
		10/718,674	CHANG, MING-HSUAN				
	Office Action Summary	Examiner	Art Unit				
		Thomas L Dickey	2826				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address				
THE - External control	MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 In SIX (6) MONTHS from the mailing date of this communication. In SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period varie to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communicatio D (35 U.S.C. § 133).	on.			
Status							
1)⊠	Responsive to communication(s) filed on 27 Se	eptember 2004.					
2a) <u></u> ☐	This action is FINAL . 2b)⊠ This	action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims						
4)⊠	Claim(s) 1-15 is/are pending in the application.						
	4a) Of the above claim(s) is/are withdraw	vn from consideration.		. '			
5)□	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-4 and 7-15</u> is/are rejected.						
· —	Claim(s) <u>5 and 6</u> is/are objected to.	•					
8)[Claim(s) are subject to restriction and/or	r election requirement.					
Applicat	ion Papers						
9)⊠	The specification is objected to by the Examine	r.					
10)🖂	D)⊠ The drawing(s) filed on <u>24 November 2003</u> is/are: a) accepted or b)⊠ objected to by the Examiner.						
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	:-37 CFR 1:85(a):				
	Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).			
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority ι	under 35 U.S.C. § 119						
12)	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
	☐ All b)☐ Some * c)☐ None of:						
	1. Certified copies of the priority documents	s have been received.					
	2. Certified copies of the priority documents	s have been received in Application	on No				
	3. Copies of the certified copies of the prior		d in this National Stage				
	application from the International Bureau						
* 5	See the attached detailed Office action for a list of	of the certified copies not receive	d.				
Attachmen	•						
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da					
3) 🔲 Inform	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) 🔲 Notice of Informal Pa	atent Application (PTO-152)				
Pape	r No(s)/Mail Date	6)					

Art Unit: 2826

DETAILED ACTION

1. The amendment filed on 09/27/2004 has been entered.

Election/Restriction

2. Applicant's election without traverse of Group II, claims 1-15 in the Paper filed 09/27/2004 is acknowledged.

Oath/Declaration

3. The oath/declaration filed on 11/24/2003 is acceptable.

Drawings

4. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference character "36" has been used to designate both "a semiconductor layer" and "a sixth conducting structure." Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement-drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the examiner does not accept the changes, the applicant will be notified and

Application/Control Number: 10/718,674

Art Unit: 2826

informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, claim 6's claimed transistor comprising a first conducting structure upon a substrate; a second conducting structure upon said substrate, with the projection of said second conducting structure onto said substrate intersecting the projection of said first conducting structure onto said substrate; a third conducting structure upon said substrate contacting with said first conducting structure, with the projection of said third conducting structure onto said substrate separated from said projection of said second conducting structure onto said substrate; a fourth conducting structure upon said substrate contacting with said second conducting structure, with the projection of said fourth conducting structure onto said substrate separated from said projection of said first conducting structure onto said substrate, and said fourth conducting structure onto said substrate intersecting the projection of said third conducting structure onto said substrate; and a fifth conducting structure upon said substrate, with the projection of said fifth conducting structure onto said substrate at least partly overlapping said projection of said fourth conducting structure onto said substrate and separated from said projection of said third, said first, and said second conducting structure onto said substrate, while said projection of said fifth conducting structure onto said substrate not completely inside said projection of said fourth conducting structure onto said substrate, said projection of said fifth conducting struc-

Page 4

ture onto said substrate not contacting with the end of said projection of said fourth conducting structure onto said substrate not contacting with said second conducting structure, and wherein the opposite two sides of said projection of said fourth conducting structure onto said substrate passed by said projection of said fifth conducting structure onto said substrate approximately parallel to one another at and near the intersecting area of said projection of said fourth and said fifth conducting structure must be shown, or the feature(s) canceled from the claim(s). Each element of the claim 6 transistor must be drawn, as well as each claimed relationship between claimed elements, or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made, to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and in-

Art Unit: 2826

formed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Priority

5. Applicants have made no claim for priority.

Information Disclosure Statement

6. If applicant is aware of any relevant prior art, he/she requested to cite it on form **PTO-1449** in accordance with the guidelines set forth in M.P.E.P. 609.

Specification

7. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Art Unit: 2826

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4 and 7-15 are rejected under 35 U.S.C. 102(b) as being anticipated by MOROZUMI (4,600,274).

With regard to claims 1-4 and 7-9, Morozumi discloses a transistor with a first conducting structure, for example, signal/data line 43, upon a substrate 40; a second conducting structure, for example scanning/gate line 44, upon said substrate 40, with the projection of said second conducting structure 44 onto said substrate 40 intersecting the projection of said first conducting structure 43 onto said substrate 40; a third conducting structure, for example source 53, upon said substrate 40 contacting with said first conducting structure 43, with the projection of said third conducting structure 53 onto said substrate 40 separated from said projection of said second conducting structure 44 onto said substrate 40; a fourth conducting structure, for example gate 50, upon said substrate 40 contacting with said second conducting structure 44, with the projection of said fourth conducting structure 50 onto said substrate 40 separated from said projection of said first conducting structure 43 onto said substrate 40, and said fourth conducting structure 50 onto said substrate 40 intersecting the projection of said third conducting structure

Application/Control Number: 10/718,674

Art Unit: 2826

structure 53 onto said substrate 40; and a fifth conducting structure, for example drain 54, upon said substrate 40, with the projection of said fifth conducting structure 54 onto said substrate 40 at least partly overlapping said projection of said fourth conducting structure 50 onto said substrate 40 and separated from said projection of said third 53, said first 43, and said second conducting structure 44 onto said substrate 40; a semiconductor layer, for example channel region 55, upon said substrate 40 and electrically coupling with said third 53 and said fifth conducting structure 54 with the projection of said semiconductor layer 55 onto said substrate 40 completely inside said projection of said fourth conducting structure 50 onto said substrate 40; wherein said projection of said fifth 54 and said second conducting structure 44 onto said substrate 40 are on the opposite sides of said projection of said third conducting structure 53 onto said substrate 40, said projection of said fifth conducting structure 54 onto said substrate 40 does not contact with the end of said projection of said fourth conducting structure 50 onto said substrate 40 not contacting with said second conducting structure 44, said projection of said fifth conducting structure 54 onto said substrate 40 completely inside said projection of said fourth conducting structure 50 onto said substrate 40, wherein the opposite two sides of said projection of said fifth conducting structure 54 onto said substrate 40 passed by said projection of said fourth conducting structure 50 onto said substrate 40 approximately parallel to one another at and near the intersecting area of said projection of said fourth 50 and said fifth conducting structure 54 and said projection of said fifth 54 and said fourth conducting structure 50 onto said substrate 40 being approximately parallelArt Unit: 2826

ograms (rectangles are parallelograms). Note figures 4a, 4c, and column 4 lines 15-36 and 54-68 of Morozumi. With regard to claims 10-15, Morozumi discloses a transistor with a first conducting structure, for example, signal/data line 43, upon a substrate 40; a second conducting structure, for example scanning/gate line 44, upon said substrate 40, with the projection of said second conducting structure 44 onto said substrate 40 intersecting the projection of said first conducting structure 43 onto said substrate 40; a third conducting structure, for example source 53, upon said substrate 40 contacting with said first conducting structure 43, with the projection of said third conducting structure 53 onto said substrate 40 separated from said projection of said second conducting structure 44 onto said substrate 40; a fourth conducting structure, for example gate 50, upon said substrate 40 contacting with said second conducting structure 44, with the projection of said fourth conducting structure 50 onto said substrate 40 separated from said projection of said first conducting structure 43 onto said substrate 40, and said fourth conducting structure 50 onto said substrate 40 intersecting the projection of said third conducting structure 53 onto said substrate 40; and a fifth conducting structure, for example drain 54, upon said substrate 40, with the projection of said fifth conducting structure 54 onto said substrate 40 at least partly overlapping said projection of said fourth conducting structure 50 onto said substrate 40 and separated from said projection of said third 53, said first 43, and said second conducting structure 44 onto said substrate 40; a semiconductor layer, for example channel region 55, upon said substrate 40 and electrically coupling with said third 53 and said fifth conducting structure 54 with the

Application/Control Number: 10/718,674

Art Unit: 2826

projection of said semiconductor layer 55 onto said substrate 40 completely inside said projection of said fourth conducting structure 50 onto said substrate 40; wherein said projection of said fifth 54 and said second conducting structure 44 onto said substrate 40 are on the opposite sides of said projection of said third conducting structure 53 onto said substrate 40, said projection of said fifth conducting structure 54 onto said substrate 40 does not contact with the end of said projection of said fourth conducting structure 50 onto said substrate 40 not contacting with said second conducting structure 44, said projection of said fifth conducting structure 54 onto said substrate 40 completely inside said projection of said fourth conducting structure 50 onto said substrate 40, while said projection of said fifth conducting structure 54 onto said substrate 40 not completely inside said projection of said fourth conducting structure 50 onto said substrate 40, said projection of said fifth conducting structure 54 onto said substrate 40 not contacting with the end of said projection of said fourth conducting structure 50 onto said substrate 40 not contacting with said second conducting structure 44 and the opposite two sides of said projection of said fourth conducting structure 50 onto said substrate 40 passed by said projection of said fifth conducting structure 54 onto said substrate 40 approximately parallel to one another at and near the intersecting area of said projection of said fourth 50 and said fifth conducting structure 54, and, further, wherein the opposite two sides of said projection of said fifth conducting structure 54 onto said substrate 40 passed by said projection of said fourth conducting structure 50 onto said substrate 40 approximately parallel to one another at and near the intersecting area of said projection of said

Art Unit: 2826

fourth 50 and said fifth conducting structure 54 and said projection of said fifth 54 and said fourth conducting structure 50 onto said substrate 40 being approximately paral-

lelograms. Note figures 4a, 4c, and column 4 lines 15-36 and 54-68 of Morozumi.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the ex-

aminer should be directed to Thomas L Dickey whose telephone number is 571-272-

1913. The examiner can normally be reached on Monday-Thursday 8-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's su-

pervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published appli-

cations may be obtained from either Private PAIR or Public PAIR. Status information

for unpublished applications is available through Private PAIR only. For more informa-

tion about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions

on access to the Private PAIR system, contact the Electronic Business Center (EBC) at

866-217-9197 (toll-free).

TLD 10/04

> Minhloan Tran Primary Examiner

Art Unit 2826